Basic block reordering is an important step for profile-guided binary optimization. The state-of-the-art for basic block reordering is to maximize the number of fall-through branches. However, we demonstrate that such orderings may impose suboptimal performance on instruction and I-TLB caches. We propose a new algorithm that relies on a model combining the effects of fall-through and caching behavior. As details of modern processor caching is quite complex and often unknown, we show how to use machine learning in selecting parameters that best trade off different caching effects to maximize binary performance.
Introduction
Profile-guided binary optimization (PGO) is an important step for improving performance of large-scale applications that tend to contain huge amounts of code. Such techniques, also known as feedback-driven optimization (FDO), are designed to improve code locality which leads to better utilization of CPU instruction caches. In practice tools like AutoFDO [8] , Ispike [22] , PLTO [35] , HFSort [26] , and BOLT [27] speed up binaries by 5% − 15% depending on workload and CPU architecture, and thus, are widely used for a variety of complex applications.
PGO is comprised of a number of optimization passes such as function and basic block reordering, identical code folding, function inlining, unreachable code elimination, register allocation, and others. Typical targets for optimizations are an instruction cache (I-cache) used to hold executable instructions and a translation lookaside buffer (I-TLB) used to speed up virtual-to-physical address translation for instructions. The reordering passes directly optimize code layout, and thus impact performance the most [22, 27] . Therefore, even small improvements in the underlying algorithms for code reordering significantly affect the benefit of PGO tools.
Current techniques for basic block reordering optimize a specific dimension of CPU performance such as (i) cache line utilization by increasing the average number of instructions executed per cache line, (ii) the branch predictor by reducing the number of mispredicted branches, and (iii) the instruction cache miss rate by minimizing cache line conflicts. An application's overall performance depends on a combination of these dimensions. Since modern processors employ a complex and often non-disclosed strategy for execution, it is challenging to consider all of these effects at once when optimizing an ordering of basic blocks. In this paper, we make the first, to the best of our knowledge, attempt to design and implement a block reordering algorithm that directly optimizes the performance of an application.
Our approach consists of two main steps. Firstly, we learn a proxy metric that describes the relationship between the performance of a binary and the ordering of its basic blocks. This is achieved by (i) selecting a set of features representing how basic block ordering can influence performance, (ii) collecting training data by running extensive experiments and measuring the performance, and (iii) using machine learning to suggest the best combination of the features for a score that best predicts CPU performance. Secondly, we suggest an efficient algorithm that, given a control flow graph for a procedure, builds an improved ordering of the basic blocks optimizing the learned metric. Since the constructed metric correlates highly with the performance of a binary, we observe overall efficiency gains, despite possible regressions of individual CPU characteristics.
The contributions of the paper are the following.
• We identify an opportunity for improvement over the classical approach for basic block reordering, initiated by Pettis and Hansen [29] . Then we extend the model and suggest a new optimization problem with the objective closely related to the performance of a binary.
• We then develop a new practical algorithm for basic block reordering. The algorithm relies on a greedy technique for solving the optimization problem. We describe the details of our implementation, which scales to realworld instances without significant impact on the running time of a binary optimization tool.
• We propose a Mixed Integer Programming formulation for the aforementioned optimization problem, which is capable of finding optimal solutions on small functions. Our experiments with the exact method demonstrate that the new suggested heuristic finds an optimal ordering of basic blocks in 98% of real-world functions with 30 or fewer blocks.
• Finally, we extensively evaluate the new algorithm on a variety of applications, including Facebook production workloads, the open-source compiler Clang, and SPEC CPU 2006 benchmarks. The experiments indicate that the new method outperforms the state-of-the-art block reordering techniques, improving the resulting performance by 0.5% − 1%. We have open sourced the code of our new algorithm as a part of BOLT [5, 27] .
The paper is organized as follows. We first discuss limitations of the existing model for basic blocks reordering and suggest an improvement in Section 2. We describe an efficient heuristic (Section 3) and an exact algorithm (Section 4) for solving the new problem. Next, in Section 5, we present experimental results, which are followed by a discussion of related work in Section 6. We conclude the paper with some limitations and promising future directions in Section 7.
Learning an Optimization Model
The state-of-the-art approach for basic block reordering is based on the idea of collocating frequently executed blocks together. The goal is to position blocks so that the hottest successor of a block will most likely be a fall-through branch, that is, located right next to the predecessor. This strategy reduces the number of taken branches and the working set size of the I-cache, while relieving pressure from the branch predictor unit. More formally, the reordering problem can be formulated as follows. Given a directed control flow graph comprising of basic blocks and frequencies of jumps between the blocks, find an ordering of the blocks such that the number of fall-through jumps is maximized. This is the maximum directed Traveling Salesman Problem (TSP), a widely studied NP-hard combinatorial optimization problem.
The simplicity of the model and solid practical results made TSP-based algorithms very popular in the code optimization community. To the best of our knowledge, Boesch and Gimpel [4] are the first ones to formulate the problem of finding an ordering of basic block as the path covering problem on a control flow graph, which is equivalent to solving TSP. They describe an optimal algorithm on acyclic directed graphs and suggest a heuristic for general digraphs. Later the same path covering model has been studied in a series of papers suggesting optimal algorithms for special classes of digraphs and heuristics for general digraphs [14, 23, 38] . In their seminal paper from 1990 [29] , Pettis and Hansen present two heuristics for positioning of basic blocks. We notice that both heuristics are designed to solve (possibly non-optimally) TSP. Later, one of the heuristics (seemingly producing better results) has been extended by Calder and Grunwald [6] , Torrellas et al. [36] , and Luk et al. [22] . We stress that the majority of existing algorithms for block reordering utilize the TSP model. A variant of the Pettis-Hansen algorithm is used by most of the modern binary optimizers, including PLTO [35] , Ispike [22] , BOLT [27] , and the link-time optimizer (LTO) of the GCC compiler [32] .
We observe that solving TSP alone is not sufficient for constructing a good ordering of basic blocks. It is easy to find examples of control flow graphs with multiple different orderings that are all optimal with respect to the TSP objective. Consider for example a control flow graph in Figure 1 in which the maximal number of fall-through branches is achieved with two orderings that utilize a different number of I-cache lines during a typical execution. For these cases, an algorithm needs to take into consideration non-fall-through branches to choose the best ordering. However, maximizing the number of fall-through jumps is not always preferred from the performance point of view. Consider a control flow graph with seven basic blocks in Figure 2 . It is not hard to verify that the ordering with the maximum number of fall-through branches is one containing two concatenated chains, B 0 B 1 B 3 B 4 and B 5 B 6 B 2 (upper-right in Figure 2) . Notice that for this placement, the hot part of the function occupies three 64-byte cache lines. Arguably a better ordering is the lower-right in Figure 2 , which uses only two cache lines for the five hot blocks, B 0 , B 1 , B 2 , B 3 , B 4 , at the cost of breaking the lightly weighted branch B 6 B 2 .
How do we identify the best ordering of basic blocks? The question is fairly difficult and even experts may have hard time determining which ordering leads to the maximum performance of a binary. A naive approach is to exhaustively evaluate every valid block placement and then profile the binary to collect relevant performance metrics. Obviously due to the enormous search space, this approach is infeasible for practical use. A natural improvement is to reduce the search space and experiment only with the most promising orderings. This technique, also known as iterative compilation or autotuning, is a natural task for machine learning [2, 37] . While in certain scenarios the overhead is justifiable, we found this approach impractical for our production systems due to long build and deployment times. Therefore, we use another strategy for optimization by trying to develop a score function that is used as a proxy for estimating the quality of an ordering. The idea is to perform extensive experiments profiling an application in order to understand what aspects and features of the block placement affect the resulting performance. After this first phase, employ a machine learning technique to build an optimization model and derive a quality metric for an ordering. As a final step, design an algorithm to optimize the constructed score function. Next we describe the process in detail, explaining the data collection phase and presenting the developed score function. Since our new approach for basic block reordering is implemented in a post-link optimizer BOLT [27] and evaluated on modern Intel x86 processors, we describe the steps that are typical for this setup. Note however that the approach is not tied to the binary optimizer and can be similarly applied in other environments.
Data Collection. Following most of the recent works on profile-guided code optimizations [8, 22, 26, 27] , we rely on sampling techniques for collecting profile data. Although the sampling-based approach is typically less accurate than the instrumentation-based one, it incurs significantly less memory and performance overheads, making it the preferred way of profiling binaries in actual production environments. We utilize hardware support of Intel x86 processors to collect Last Branch Records (LBR), which is a list of the last 16 taken branches. From the list of branches, that are sampled according to a specified event, we infer the frequencies of jumps between basic blocks. Specifically, we extract a weighted directed control flow graph for every function in the profiled binary. The vertices (basic blocks) and the edges (branches) of the graph, along with the sizes of the blocks, are extracted statically via the BOLT infrastructure, which is based on LLVM [15] . The weights between the basic blocks correspond to the total number of times the jumps appear in collected LBRs. We stress that before processing, we augment collected LBRs with fall-through jumps, as LBRs only contain information about taken branches; to this end, we utilize a simple algorithm similar to one described by Chen et al. [7] . Notice that we ignore indirect branches, procedure calls, and returns while constructing the control flow graph.
We have experimented with several different events to collect LBRs, including cycles, retired instructions, and taken branches, and using various levels of precise event based sampling. We observed that independently of the utilized event and processor microarchitecture, the extracted jump frequencies do not always follow the expected distribution; refer to [7, 25, 27] for concrete examples and possible explanations of the phenomenon. Hence, we use by default the cycles event to sample LBRs.
A common technique for ensuring edge weights are more realistic is solving the Minimum Cost Maximum Flow problem on the control flow graph, which was initiated by Levin et al. [19] and later adopted by several groups [7, 21, 24, 25] . In contrast with the earlier works, our experiments with the flow-based approach did not produce performance gains in comparison with the original (possibly biased) data. A problematic example for the approach is illustrated in Figure 3a , where the arguably most realistic adjustment is highlighted. Depending on how the costs of the edges are assigned, an algorithm for Minimum Cost Maximum Flow will either produce frequencies 2600 and 400 or 600 and 2400 for jumps B 2 B 3 and B 2 B 4 , respectively; it is desirable to keep the probabilities of the branches at B 2 (approximately) the same. A related issue is shown in Figure 3b . Here an algorithm may decide to send some flow along the edge from B 2 B 4 , thus making basic block B 4 hot and prohibit future compiler optimizations that position hot and cold parts of the function in different sections of the binary. As a result, we avoid modifying jump frequencies via the flow-based approach, leaving for the future the task of increasing profile precision.
Engineering a Score Function. Our goal is to design a function x → f (x), that takes in a feature vector x, characterizing an ordering of basic blocks, and produces a real value f (x), indicating an expected performance of a binary for the ordering. We assume that the execution time of a single basic block is independent of the block ordering within a function. Thus, the ordering only affects branches between the blocks, which may incur some delay in the execution, for example due to a miss in the instruction cache. However, not all branches equally affect the performance. An important feature of a branch is the jump length, that is, the distance (in bytes) between the end of the source block to the beginning of the target block; see Figure 4a . For example, it is a common belief that zero-length jumps (equivalently, fall-through branches) impose the smallest performance overhead. This is the main motivation for the TSP model, whose objective can be formally expressed as follows:
where w(s, t) is the frequency and len(s, t) is the length of branch s t. An optimal ordering corresponds to the maximum value of the expression; thus, we call it the score of TSP. The performance, however, might also depend on other characteristics of a branch. In our study, we consider the following features.
• The length of a jump impacts the performance of instruction caches. Longer jumps are more likely to result in a cache miss than shorter ones. In particular, a jump with the length shorter than 64 bytes has a chance to remain within the same cache line.
• The direction of a branch plays a role for branch predicting. We distinguish between forward branches, s t with s < t, and backward branches, t s with s < t.
• The branches can be classified into unconditional (if the out-degree is one) and conditional (if the out-degree is two). A special kind of a branch is between consecutive blocks in the ordering, s s + 1, that are called fallthrough; in this case, a jump instruction is not needed.
We introduce a new score that estimates the quality of a basic block ordering taking into account the branch characteristics. In the most generic form, the new function, called Extended TSP (ExtTSP), is expressed as follows:
where the sum is taken over all branches in the control flow graph. Here w(s, t) is the frequency of branch s t and K s,t is a weight coefficient modeling the relative importance of the branch for optimization. We distinguish six types of branches arising in code: conditional and unconditional versions of fall-through, forward, and backward branches. Thus, we consider six different coefficients for ExtTSP. The lengths of the jumps are accounted in the last term of the expression, which increases the importance of short jumps. A function h s,t len(s, t) is defined by value of 1 for zero-length jumps, value of 0 for jumps exceeding a prescribed length, and it monotonically decreases between the two values. To be consistent with the objective of TSP, the ExtTSP score needs to be maximized for the best performance. Notice that ExtTSP is a generalization of TSP, as the latter can be modeled by setting K = 1, h len(s, t) = 1 for fall-through branches and
In general we cannot manually select the most appropriate constants of ExtTSP that best describe the performance of modern processors. Next we describe a process for learning these constant values that lead to the best performance.
Learning Parameters. As a preliminary step of our study, we run multiple experiments with two binaries, the Clang compiler and the HipHop Virtual Machine (HHVM) [1] . Each experiment consists of constructing a distinct ordering of basic blocks, running a binary, and measuring its performance metrics via the Linux perf tool. In order to build different block orderings, we utilize five algorithms (described in Section 5.1) and apply them for a certain percentage (ranging from 0% to 100%) of functions. In total, we evaluated 50 distinct block orderings and conducted 250 experiments (five per ordering) for each of the two binaries.
Our first finding is that the traditional TSP score has a relatively high correlation with the performance of the binaries; see Figure 5 . However, there are several unexpected outliers that cannot be explained by the model. In order to choose suitable parameters for the ExtTSP score, we employ the so-called black-box solver developed by Letham et al. [18] which is a powerful tool for optimizing functions with computationally expensive evaluations. Formally, our problem can be stated as finding parameters for ExtTSP that have the highest correlation with the performance of a binary in the experiments. Here we try to maximize the Kendall rank correlation coefficient, τ , between the observed performance (instructions per cycle) and the predicted improvement given by the ExtTSP score. Notice that the Pearson correlation coefficient, ρ, is not the best choice for optimization, as the relationship between observed and predicted values might not be linear. The black-box solver, which is based on Bayesian optimization, is able to compute values for a collection of (a) Clang continuous parameters that maximize the correlation coefficient. This is done via a careful exploration of the search space taking into account noise in real-world experiment outcomes. In our study we introduce six variables for weight coefficients, K, of ExtTSP. The jump-length function, h(·), is considered to be of the form 1 − The black-box solver found a model that better predicts the observed values; see Figure 5 . The new model increases the Kendall correlation coefficient τ from 0.877 to 0.906 for Clang and from 0.897 to 0.921 for HHVM. The models constructed for Clang and HHVM are not identical, though they share many similarities. In addition, the actual (optimal) solutions contain fractional values that are not human-readable, as the black-box solver works on a continuous space of parameters. Next we present a simplified variant of the model in which we round the parameters, combine parameters with similar weights (having difference less than 0.05), and exclude ones having small values (less than 0.05). We did not notice a discrepancy between the actual and the rounded ExtTSP models, meaning that the unified solution works well for both of the binaries and is reasonably robust to the choice of constants. Recall that better block orderings correspond to higher values of ExtTSP.
if 0 < len(s, t) ≤ 1024 and s < t,
if 0 < len(s, t) ≤ 640 and s > t, 0 otherwise.
Intuitively, ExtTSP resembles the traditional TSP model, as the number of fall-through branches is the dominant factor. The main difference is that ExtTSP respects longer jumps.
The impact of such jumps is significantly lower and it linearly decreases with the length of a jump. Next we summarize our high-level observations regarding the new score function.
• The suggested parameters for ExtTSP correlate well with the overall performance of a binary in a productionlike environment, though we also observe moderate correlation (in the order of ρ = 0.8) between the values of ExtTSP and the measured number of I-cache misses.
• We have not observed significant differences between the importance of conditional and unconditional branches that seem to be similarly relevant for the quality of a block ordering. It contradicts to the intuition of Calder and Grunwald [6] who assign noticeably different weights depending on the type of a branch.
• The maximum length of a jump affecting ExtTSP is fairly large: 16 and 10 cache lines for forward and backward branches, respectively. The importance of a non-fallthrough branch linearly decreases with its length; see Figure 4b . We experimented with non-linear decreasing functions but did not discover a significant improvement; hence, we use the simpler variant.
• We found that forward branches are more important for an ordering than backward ones; see Figure 4b for a dependency of the weights of the two types of branches on the ExtTSP score. Both types of non-fall-through branches are noticeably less important than fall-throughs in the constructed model, which is reflected in the low coefficient (0.1) in the expression.
Finding an optimal solution for the Extended TSP problem is NP-hard. Next we describe our heuristic.
A Heuristic for ExtTSP
Our algorithm finds an optimized ordering of basic blocks for every function in the binary. It operates with a weighted control flow graph G = (V , E, w) containing a set of basic 
/* the gain of merging chains src and dst */ return max i score i − ExtTSP(src) − ExtTSP(dst); blocks, V , and directed edges, E, representing branches between the blocks. An edge (s, t) ∈ E corresponds to a jump from a block s ∈ V to a block t ∈ V and its weight, w(s, t), corresponds to the frequency of the jump. We assume that the sizes (in bytes) of the basic blocks are a part of the input. The goal of the algorithm is to find an ordering of V with an improved ExtTSP score (as defined in Section 2) while keeping a given entry point, v * ∈ V , the first in the ordering.
On a high level, our algorithm is a greedy heuristic that works with chains (ordered sequences) of basic blocks; see Algorithm 1 for an overview. Initially all chains are isolated basic blocks. Then we iteratively merge pairs of chains so as to improve the ExtTSP score. On every iteration, we pick a pair of chains whose merging yields the biggest increase in ExtTSP, and the pair is merged into a new chain. The procedure stops when there is only one chain left, which determines the resulting ordering of basic blocks.
An important aspect of our approach is the way two chains are merged; see function ComputeMergeGain of Algorithm 1. In order to merge a pair of chains, src and dst, we first split chain src into two subchains, s 1 and s 2 , that retain the ordering of blocks given by src. Then we consider all six ways of combining the three chains, s 1 , s 2 , and dst, into a single one, discarding the ones that do not place entry point v * at the beginning. A chain with the largest ExtTSP over all possible splitting indices of src and permutations of s 1 , s 2 , dst is chosen as the result. The motivation here is to increase the search space in comparison to the simpler concatenation of two chains. The simplest example in which chain splitting helps is depicted in Figure 6 . A greedy concatenation merges block B 0 with B 2 on the first iteration, which results in the final ordering (B 0 , B 2 , B 1 ). In contrast, chain splitting allows to build an ordering (B 0 , B 1 , B 2 ), which has a higher ExtTSP score since all the edges are forward.
What is the computational complexity of Algorithm 1? A naive implementation takes O(|V | 5 ) steps: There are |V | merge iterations that process at most |V | 2 pairs of chains per iteration with O(|V | 2 ) steps needed to compute a merge gain between two chains. However, this is an overestimation, as we argue below. First observe that the ExtTSP score between two chains, c 1 and c 2 , can be positive only if there is a branch between c 1 and c 2 ; thus, the number of candidate chain pairs for merging is upper bounded by the total number of branches in the control flow graph, |E|. The second observation is that one can memoize the results of ComputeMergeGain function and re-use them throughout the computation. It is easy to see that the merge gain depends only on a pair of chains; hence, if neither of the two chains is merged at an iteration, then we do not need to recompute the gain for the pair at the next iteration. Putting the two observations together, the running time of Algorithm 1 is bounded by O( c size(c)·degree(c)), where the sum is taken over all chains taking part in a merge with size(c) being the number of blocks in the chain and degree(c) being the number of branches from and to the chain. In the worst case, this sums up to O(|V | 2 |E|) time in general, which equals to O(|V | 3 ) for real-world control flow graphs.
Large functions. While cubic running time is acceptable for reordering most of the functions we experimented with, there are several exceptions with a large number of basic blocks. In order to deal with these cases, we introduce a threshold, k > 1, on the maximum size of a chain that is considered for splitting in ComputeMergeGain. If the size of a chain, c, exceeds the threshold, that is, size(c) > k, then we only try a simple concatenation of c with other chains. With the modification, the complexity of Algorithm 1 is estimated by O(k · |V | 2 ), which is quadratic when k is a constant. In our implementation, we use k = 128 as the default value.
Reordering of cold blocks. Notice that Algorithm 1 is not trying to optimize layout of cold basic blocks that are never sampled during profiling. However, one may still want to modify their relative order, as this could affect the code size as follows. Consider pairs of cold basic blocks, s and t, such that the only outgoing branch from s is the only incoming branch to t. If s and t are not consecutive in the resulting ordering, then one would need to introduce an unconditional branch instruction. In contrast, if t follows s in the ordering, then the instruction is not needed as t is on the fall-through path of s. In order to guarantee that Algorithm 1 always merges such pairs into a chain, we modify the the weights of cold edges in the control flow graph before the computation. Specifically we set w(s, t) = ϵ 1 (for some 0 < ϵ 1 ≪ 1) if (s, t) ∈ E corresponds to a cold fall-through branch in the original binary, and set w(s, t) = ϵ 2 (for some 0 < ϵ 2 < ϵ 1 ) if (s, t) corresponds to a cold non-fall-through branch. Such weights make it desirable to merge original fall-through branches, even if they are cold according to the profile.
Code layout in memory. Apart from basic block reordering, profile-guided optimization tools typically perform two other passes directly affecting the layout of functions in the generated code: hot/cold code splitting and code alignment [8, 27] . The first one splits hot and cold basic blocks into separate sections, while the second pass aligns the blocks at cache line boundaries via introducing NOP instructions. We stress that both optimizations are complimentary to basic block reordering and their benefits are additive. In our experiments, we evaluate the effect of reordering alone, with all other optimization passes applied for the binary.
An Optimal Algorithm for ExtTSP
We now demonstrate how ExtTSP is formulated as a Mixed Integer Program (MIP). A MIP is a method to find optimal solutions for NP-hard problems whose objective and requirements are represented by linear functions. This is a timeconsuming technique that can be applied only for small instances, and we use the optimal MIP solutions to better understand the quality of our heuristic.
The objective is a summation over the contribution of each edge (s, t) ∈ E in the control flow graph to ExtTSP. The contribution of an edge is the number of jumps, w(s, t), weighted by a value dependent on the length of the jump, d s,t = len(s, t). The piece-wise function shown in Figure 4b converts the length to the desired weight. This function is formulated in MIP by introducing additional integer variables to cope with the non-convex shape [10] .
The constraints express the complete search space of all legal starting bytes x s for each block s ∈ V considering the size of the block, L s . For all pairs of blocks, s and t, either the final ordering has s before t (that is,
A binary variable z s,t is utilized to enforce one of those two constraints. The distances used in the objective d s,t are constrained to be the distance between the end of block s and start of block t. Negative distances correspond to backward jumps which are incorporated into the piece-wise function in the objective.
We utilize Xpress solver for finding optimal solutions of the MIP model.
Evaluation
The experiments presented in this section were conducted on Linux-based servers powered by Intel microprocessors. The applications were compiled using either GCC 5.5 or Clang 6.0 with -O3 optimization level.
Techniques
We compare our new algorithm (referred to as ext-tsp) with the following competitors.
• original is the ordering provided by the compiler.
• tsp is the ordering constructed by the "top-down" heuristic suggested by Pettis and Hansen [29] . The algorithm starts by placing the entry basic block for a function, and then iteratively finding a successor with the heaviest edge to the last placed block. If all successors have already been selected, then one picks the block with the largest connection to the already placed blocks.
• ph is the Pettis-Hansen "bottom-up" algorithm [29] . The algorithms maintains a collection of chains of basic blocks, which correspond to paths in the control flow graph. Initially every block forms its own chain. Looking at the arcs from largest to smallest, two different chains are merged together if the arc connects the tail of one chain to the head of another. Once the merging stage is done, the chains are ordered so as to maximize the weight of backward edges to achieve the best performance of the branch predictor.
• cache represents a modification of the Pettis-Hansen algorithm suggested by Luk et al. for the Ispike postlink optimizer [22] . The difference from ph is in the last step, ordering of chains of basic blocks. The chains are sorted by their density, that is, the total execution count of a chain divided by the sum of sizes of its basic blocks. Placing hottest chains first reduces conflicts in the I-cache and improves code locality.
• mip is an optimal algorithm for ExtTSP described in Section 4. Since the running time of the approach is not practical for large functions, we only compare the results of mip on a subset of small functions. All the algorithms are implemented in an open-source post-link binary optimizer BOLT [5] .
Facebook Workloads and Clang
This section evaluates various basic block ordering algorithms on four large-scale binaries deployed at Facebook's data centers and a binary of the open-source Clang compiler. The first system, which is our primary use case for ext-tsp, is the HipHop Virtual Machine (HHVM) [1] , that serves as an execution engine for PHP at Facebook, Wikipedia, Baidu, and other large websites. Multifeed and Proxygen are Facebook services responsible for News Feed and cluster load balancing, respectively. The HHVM binary is built using GCC with LTO, while Multifeed and Proxygen are compiled with Clang with AutoFDO enabled to enhance their performance. All the Facebook services are running with huge pages enabled and utilize function reordering [26] . Table 1 provides basic properties of the evaluated binaries. Figure 7 presents a performance comparison of four basic block ordering algorithms on the Facebook workloads. The results are obtained by using internal performancemeasurement tools for running A/B experiments. The tests are performed on a set of isolated machines that process the same production traffic. We report performance as the CPU utilization during steady state. We note that differences in CPU utilization among block ordering were highly correlated with instructions per cycle (IPC). As a baseline, we measure the performance of the binaries optimized with BOLT using the original block ordering algorithm. In the case of HHVM and Clang, this is an original ordering constructed by the compiler. We exclude Multifeed and Proxygen from Figure 7 as there are production limitations to running sufficient experiments to accurately show differences among the basic block ordering algorithms, thus its misleading to include them. Each ordering algorithm tends to provide 2% performance improvement while there is little difference among the ordering algorithms. We attribute the lower performance improvement to the fact that FDO was applied to these binaries.
Basic block reordering can be beneficial for any front-end bound application, as illustrated by our tests with the binary of the Clang compiler whose .text section is around 30MB. For these experiments, we utilize a dual-node 2.4 GHz Intel Xeon E5-2680 (Broadwell) with 256GB RAM. We ran the evaluation in two modes, Clang-small and Clang-large, that consist of building a single and a collection of about 100 template-heavy C++14 source files, respectively. For the baseline, we utilize a Clang binary compiled with GCC and then optimized with BOLT using original ordering of basic blocks. Every experimental run is repeated 500 times to increase precision of our measurements so that the average mean deviation is within 0.05%. According to our profile data (collected on a training medium-sized source file), the binary of Clang contains around 11MB of hot code making it a good candidate for profile-guided layout optimization given that the size of L1 I-cache is only 32KB on the processor.
Overall we observe that ext-tsp performs better than alternative ordering algorithms on all but one evaluated instance. The relative speedup is close to 1% for Clang and around 0.5% for HHVM and Proxygen. We stress that the experiments for Multifeed are noticeably noisier than the alternatives with a typical deviation from the mean around 0.5%; hence, identifying smaller efficiency gains is problematic. A more detailed analysis of the evaluation for the HHVM binary is depicted in Figure 8 ordering algorithm increases this value to 21%. The number of branch and I-TLB misses is also significantly reduced, with ext-tsp being the best for the branch misses counter.
We also see a modest improvement in the performance of the last level cache, though the difference between various ordering algorithms is not prominent.
SPEC CPU 2006
In this section we evaluate basic block reordering on the SPEC CPU 2006 benchmark. We utilize 19 C/C++ programs compiled using GCC with LTO and ran experiments on the same hardware as in the previous section. We analyze the performance of the binaries optimized by BOLT with various ordering algorithms, using original order as a baseline. Profile data is collected using a separate SPEC train mode. We observe that the SPEC binaries are much smaller than the typical applications used in modern data centers. Therefore, they are unlikely to be front-end bound and exhibit many I-cache and I-TLB misses. Figure 9 presents the results of our experiments on the largest binaries that contain at least 100KB of hot code according to the collected profile. Since we are interested in the impact of various block ordering algorithms on performance, we report the relative differences to the baseline (positive values indicate improvements, negative ones indicate regressions). We do not see a consistent advantage of applying basic block reordering for the binaries. In all the experiments (with the exception of h264ref) we record a high variance in the running times, which often exceeds the differences between means. For the two largest programs, gcc and perlbench, the ext-tsp algorithm achieves 3% and 2% speedups, respectively, outperforming the competitors by 0.3%.
To better understand the source of regressions, we analyze a binary from the benchmark, astar, whose running time increases by 2% − 3% after block reordering. It turns out that there is a single function whose reordering yields a 2% regression, despite the fact that the number of fall-through branches increases by more than 20%. We conclude that for small binaries that are not front-end bound, both TSP and ExtTSP are not accurate models.
Analysis of ExtTSP
Here we present an evaluation of Algorithm 1 (ext-tsp) for solving the ExtTSP problem. We design the experiments to answer two questions: (a) How do various parameters of the algorithm contribute to the solution and what are the best default values? (b) How does the algorithm perform in comparison with existing heuristics and the optimal technique? Considering the first question, we observe that ext-tsp has only one parameter that affects its quality and performance. As explained in Section 3, we introduce a threshold k, which controls the maximum size of a chain that can be split during optimization. In the extreme case with k = |V |, all chains can be broken if that improves the objective; however, the running time of the algorithm is cubic on the number of basic blocks comprising a function. Another extreme, k = 0, forbids chain splitting but makes the running time quadratic. As Table 1 illustrates, some functions in the dataset contain a few thousand of basic blocks. Hence, the threshold should be chosen carefully, since it impacts the quality of a solution and the time needed to process a binary, which can be crucial in production environments. Figure 10 illustrates the results of the experiments with the chain splitting threshold. Multifeed is the binary whose processing time is substantially affected by large values of k. For k ≥ 1024, the combined running time of ext-tsp on all functions of the Multifeed binary is around 10 minutes, while for HHVM it is less than 2 minutes. For k = 0, the processing times are 15 and 6 seconds for the binaries, respectively. The difference between the corresponding solutions in the ExtTSP score ranges between 0.3% and 0.7%; note that according to our analysis in Section 2 and Figure 5 , this translates to a performance difference of 0.1% − 0.3%. The value k = 128 provides a reasonable compromise between processing speed and solution quality, and thus, is utilized as the default value for ext-tsp in all our experiments. Figure 10 . The running times and the resulting ExtTSP score produced by ext-tsp (Algorithm 1) using various chain splitting thresholds for binaries described in Table 1 .
In order to analyze the quality of solutions for ExtTSP generated by Algorithm 1, we employ the optimal technique presented in Section 4. We apply mip to all 2992 functions containing at most 30 basic blocks in the HHVM binary. For these small functions, mip finds a provably optimal solution in 2963 (99%) of the cases in less than one minute. Out of these instances with the known optimal ordering, our heuristic, ext-tsp, finds an equivalent solution in 2914 (98.3%) of those functions where we found optimal solutions. For the remaining 49 functions, the ExtTSP score produced by ext-tsp is on average 0.14% lower than the optimum. For comparison, the runner-up approach on the same binary is cache, which is able to reconstruct 2745 (92.6%) of optimal orderings in the binary. The relative improvements in the ExtTSP score over non-reordered functions are 27%, 29%, 29%, 30% for tsp, ph, cache, and ext-tsp, respectively, which aligns with our experiments in Figure 7 .
We emphasize that mip is not considered a practical approach, as it does not scale to instances with many basic blocks. The average running time of mip on a function with 30 blocks exceeds 10 seconds, while it is below a millisecond for all four alternatives, tsp, ph, cache, and ext-tsp. Nevertheless, the aforementioned analysis demonstrates that the new heuristic provides a close-to-optimal solutions in the majority of real-world instances, while being sufficiently fast to process large functions.
Related Work
There exists a rich literature on profile-guided optimizations. Here we discuss previous works that are closely related to code layout and our main contributions.
The work by Pettis and Hansen [29] is the basis for the majority of modern code reordering techniques. The goal is to create chains of basic blocks that are frequently executed together in the order. As discussed in Section 2, many variants of the technique have been suggested in the literature and implemented in various tools [4, 6, 14, 22, 23, 32, 35, 36, 38] . Similar to our work, the techniques are operating with a control flow graph and try to lay out basic blocks tackling a variant of the Traveling Salesman Problem. Alternative models have been studied by Bahar et al. [3] , Gloy et al. [12] , and Lavaee and Ding [17] , where a temporal-relation graph is taken into account. Temporal affinities between code instructions can be utilized for reducing conflict cache misses [13] and improving the performance of multiple applications using a shared cache [20] . We emphasize that according to our experiments, the performance of a front-end bound largescale binary can be largely predicted by its control flow graph without considering more expensive models.
Code reordering at the function-level is also initiated by Pettis and Hansen [29] , who describe an algorithm that is implemented in many compilers and binary optimization tools [27, 31, 32, 34] . This approach greedily merges chains of functions and is designed to primarily reduce I-TLB misses. An improvement is recently proposed by Ottoni and Maher [26] , who suggest to work with a directed call graph in order to reduce I-cache misses. Note that unlike our work, the techniques are heuristics not aiming to produce code layouts that are optimal from the performance point of view.
Another opportunity for improving performance is to modify layout of data [9, 11, 30, 33] . Most of the existing works focus on field reordering and structure splitting based on the field hotness and data affinities. While the problem of finding an optimal data layout is computationally hard [16, 28] , we believe that utilizing machine learning may lead to improved heuristics resulting in performance gains for real-world applications.
Discussion
In this work we extended the state-of-the-art model for reordering of basic blocks and developed a new efficient algorithm to optimize the layout of a binary. There are several interesting aspects and possible limitations of our approach that we discuss next. Firstly, our approach employs a machine learning toolkit to build a desired objective for optimization. An advantage is that such a technique can be used by nonexperts in the field of code optimization. As our evaluation demonstrates, the resulting model outperforms the classical one, as the new objective correlates very well with the performance of large-scale binaries. A possible risk here is to over-tune a model for a specific application and miss important details that might affect performance. The experiments with the SPEC benchmark imply that the models based on maximizing the number of fall-through branches are too simplistic for binaries that are not front-end bound.
Secondly, our study focuses on optimizing data center applications built with particular compilers and running on a specific hardware. A reasonable future work is to verify whether the presented approach can be generalized to other use cases. Our preliminary experiments indicate that comparable gains can be achieved on other Intel microprocessors and alternative processor architectures. Similarly, the new reordering algorithm is applied as a post-link optimization, and we did not examine how it behaves on earlier compilation stages. It is interesting to investigate the effect of an improved reordering done at compilation time. In particular, we plan in the future to integrate and compare ext-tsp with the algorithms implemented in GCC [36] and Clang.
Finally, we point out that this paper considers a certain aspect related to code generation: reordering of basic blocks within a function. There are many complementary optimizations that we did not investigate in detail, for example, unrolling loops or duplicating blocks in order to avoid extra jumps. An attractive direction is to allow cross-procedure reordering in which basic blocks from different functions can be interleaved in the final layout. This might further increase code locality and improve cache utilization. Unfortunately, our preliminary experiments with existing cross-procedure heuristics [36] did not produce measurable gains; further research of the technique is an intriguing future work.
